Design of a Digital Down Converter Using High Speed Digital Filters
نویسندگان
چکیده
Abstract The digital down converter (DDC) is used in the front-end of a multiple-antenna radar. This conversion requires several digital filters working at very high sample rates with low power consumption. The input sample rate is 160 MHz and the output sample rate is 40 MHz. To find suitable filter structures for the implementation of the DDC, several filter structures were evaluated. Both recursive and non-recursive filter structures have been considered. These filter structures were evaluated with respect to implementation properties and suitable structures were identified.
منابع مشابه
Designing an Integrated All-Optical Analog to Digital Converter
We present the procedure for designing a high speed and low power all-optical analog to digital converter (AO-ADC), by integrating InGaAsP semiconductor optical amplifier (SOA) with InP based photonic crystal (PhC) drop filters. The self-phase modulation in the SOA can shift the frequency of the Gaussian input pulse. The two output PhC based drop filters are designed to appropriately code the f...
متن کاملUnified Pulsed Laser Range Finder and Velocimeter using Ultra-Fast Time-To-Digital Converter
In this paper, we present a high accuracy laser range finder and velocimeter using ultra-fast time-to-digital converter (TDC). The system operation is based on the measuring the round-trip time of a narrow laser pulse. A low-dark current high-speed PIN photodiode is used to detect the triggered laser beam and to produce start signal. The pulsed laser diode generates 45W optical power at 30ns du...
متن کاملEfficient Implementation of Sample Rate Converter
Within wireless base station system design, manufacturers continue to seek ways to add value and performance while increasing differentiation. Transmit/receive functionality has become an area of focus as designers attempt to address the need to move data from very high frequency sample rates to chip processing rates. Digital Up Converter (DUC) and Digital Down Converter (DDC) are used as sampl...
متن کاملDigital Controller Designbased on Time Domain for DC-DC Buck Converter
In this paper, the digital controller design for compensating the dc-dc buck converter output voltage has been analyzed in the digital domain. The main idea of this paper is patterning the samples of high order ideal controller and using integral square error in determining digital PID coefficients. This approach provides higher precision of digital controller design and eliminates the need for...
متن کاملHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
In this paper, I present FPGA implementation of a digital down converter (DDC) and digital up converter (DUC) for a single carrier WCDMA system. The DDC and DUC is complex in nature. The implementation of DDC is simple because it does not require mixers or filters. Xilinx System Generator and Xilinx ISE are used to develop the hardware circuit for the FPGA. Both the circuits are verified on the...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999